HUAWEI-CLK-MIB

All MIBs › HUAWEI-CLK-MIB

Organization: Fix-Net Dept, Huawei Technologies Co.,Ltd.

Last Updated: 2004-11-05

Category: Technology: Time Synchronization, Vendor: Huawei

Description: Huawei clock synchronization MIB providing objects for managing system clock sources, synchronization hierarchy, and timing reference selection.

Start monitoring vendor-neutral, standards-based MIB, any SNMPv3-capable network device (SNMP engine identity/boot/clock status) with a free 30-day trial of IPNetwork Monitor. Import MIBs, browse SNMP OIDs, create custom SNMP monitors, configure alerts, and monitor any SNMP-enabled network device from a single console.

What Is HUAWEI-CLK-MIB?

HUAWEI-CLK-MIB is a Huawei clock-management MIB covering the timing subsystem of carrier-grade network equipment, including clock source selection, synchronization hierarchy, and timing reference mode. It exposes configuration and status data about which clock reference a device is using and how its synchronization boards are operating, placing it squarely in the hardware/timing-status monitoring category. Objects covering system work mode and sub-board clock work mode let an operator confirm the device's clock subsystem is locked to a valid external reference rather than having fallen back to an internal oscillator or holdover state, which is a direct hardware health signal for timing-sensitive equipment. It complements standard synchronization concepts used in SDH/SONET and Synchronous Ethernet deployments, since clock quality and reference selection mirror those established standards. It is used on carrier transport and aggregation equipment, such as core and metro routers, that must maintain precise timing across a network. Engineers can download the HUAWEI-CLK-MIB file directly to load it into their MIB browser.

IPNetwork Monitor allows you to monitor SNMP objects defined in HUAWEI-CLK-MIB. Use the built-in SNMP Monitoring Browser to explore available variables, view their current values and descriptions, and select the objects you want to monitor. You can then create SNMP monitors, configure thresholds, and receive alerts when monitored values change.

Supported Devices

Huawei carrier-grade routers/switches with clock synchronization boards

Monitoring Examples

Objects like hwUASystemWorkMode and hw3rdClkSubBoardWorkMode let an operator poll which synchronization mode and clock reference a device's system and clock sub-board are currently running in; a change to a lower-quality internal or holdover mode indicates the primary clock reference has been lost, a critical fault on carrier equipment relying on SDH or Sync-E timing.

What Can Be Monitored

active clock source/reference
clock synchronization work mode
sub-board clock operating mode
clock reference loss/holdover state

Imported Objects

From HUAWEI-MIB

huaweiUtility

OBJECT-IDENTITY

From SNMPv2-SMI

Integer32
MODULE-IDENTITY
OBJECT-TYPE

From SNMPv2-TC

RowStatus
TruthValue

OIDs

OID symbolic	OID numeric	Type	Access	Description
hwClock	1.3.6.1.4.1.2011.6.25			Clock Management MIB . Added the Nodes of hwUASystemWorkMode And hw3rdClkSubBoardWorkMode by fengjinchun
hwClkMibObjects	1.3.6.1.4.1.2011.6.25.1
hwClockInManageTable	1.3.6.1.4.1.2011.6.25.1.1		not-accessible	Clock Source Management Table (the max record number is 10)
hwClockInManageEntry	1.3.6.1.4.1.2011.6.25.1.1.1		not-accessible	Clock Source Management Table Entity
INT hwClkInIndex	1.3.6.1.4.1.2011.6.25.1.1.1.1	INTEGER	not-accessible	Clock source index: from 0 to 9 is effective, 255 indicates local source
I32 hwClkInPostion	1.3.6.1.4.1.2011.6.25.1.1.1.2	Integer32	read-create	The ifIndex of physical position of clock source.If the clock source isn't a sysline clock, the value will be NULL-ULONG(0xFFFFFFFFFFFFFF).The highest byte is useless.The second byte describes the NO. of frame, the third byte describes the NO. of slot and the lowest byte describes the port ID. The following shows how to use parameter when getting or setting: 0x 0000, FFFF,0000,0000 Frame ID; 0~255 0x 0000, 0000,FFFF,0000 Slot ID; 0~255 0x 0000, 0000,0000,FFFF Port ID; 0~255
INT hwClkInWorkMode	1.3.6.1.4.1.2011.6.25.1.1.1.3	INTEGER	read-create	Clock source type: none(1), -- clock source not configuration sysLine(2), -- line clock source that need to specify frame/slot/port cesLine(3), -- line-clk of a ces clock source cesSrts(4), -- srts-clk of a ces clock source e1Bits0(5), -- e1 type of a bits0 clock source e1Bits1(6), -- e1 type of a bits1 clock source f2mhzBits0(7),-- 2MHZ type of a bits0 clock source f2mhzBits1(8),-- 2MHZ type of a bits1 clock source msuSdh(9), -- sdh-clk of a msu clock source msuTdm(10), -- tdm-clk of a msu clock source localSurge(11), -- local surge clock xpm-8k(12), --xpm-8k type of a xpm-8k clock source includes line clock source, bits clock source,local surge source, If it is line clock source of ces port, it may be ces line or ces srts clock source,. If it is bits clock source, it may be 2MHZ or e1 clock source of bits0, or 2MHZ or e1. clock source of bits1. if the value is 1, it indicates that clock source isn't configured
INT hwClkInOperStatus	1.3.6.1.4.1.2011.6.25.1.1.1.4	INTEGER	read-only	clock source state none(1), -- clock source index isn't configured normal(2), -- the state of clock source is active failure(3) -- the state of clock source fails.
ROW hwClkInRowStatus	1.3.6.1.4.1.2011.6.25.1.1.1.5	RowStatus	read-create	Clock Source operation add clock source and clear clock source by user. when a user adds clock source, clock works in trace mode and when a user clears clock source clock works in srystal mode. To set position(frame,slot,port) and oper(4), these two operation should be set together. oper(6) could be set by itself. To set a bit clock source, the frame,slot,port parameters are useless. Oper(6) is used to clear a clock source.
INT hwClkInBitsImpedance	1.3.6.1.4.1.2011.6.25.1.1.1.6	INTEGER	read-create	BITS clock impedance type: bits-impedance-75ohm(1), -- the impedance of this bits clock source is 75 ohm bits-impedance-120ohm(2), -- the impedance of this bits clock source is 120 ohm bits-impedance-none(255), -- this clock source is not a bits clock The impedance value must been set when the clock source is a bits clock
INT hwClkInBitsType	1.3.6.1.4.1.2011.6.25.1.1.1.7	INTEGER	read-create	BITS clock type: bits-2MHz(1), -- the bits type is 2MHz bits-2Mbps(2), -- the bits type is 2bps bits-type-none(255) -- the clock source is not a bits clock The impedance value must been set when the clock source is a bits clock
hwClockOutManageTable	1.3.6.1.4.1.2011.6.25.1.2		not-accessible	Clock Out Management Table (the max record number is 10)
hwClockOutManageEntry	1.3.6.1.4.1.2011.6.25.1.2.1		not-accessible	Clock Out Management Table Entity
INT hwClkOutIndex	1.3.6.1.4.1.2011.6.25.1.2.1.1	INTEGER	not-accessible	index of clock out type, its meaning is the same as hwClkOutType. The clock out index must be 8k in UA system and must be sdh or tdm in MD/MA system during the setting of priority for a clock source.
INT hwClkOutType	1.3.6.1.4.1.2011.6.25.1.2.1.2	INTEGER	read-only	Clock Out Type, at present there are four types: sdh, tdm, 8k and 19m.
INT hwClkOutPriority	1.3.6.1.4.1.2011.6.25.1.2.1.3	INTEGER	read-write	Clock source priority, 0 is the highest priority and from 0 to 9 priority is descending If get value is 255, it indicates that the priority of the clock souce isn't configured.
INT hwClkOutWorkMode	1.3.6.1.4.1.2011.6.25.1.2.1.4	INTEGER	read-only	The Out work mode of clock: trace(1) indicates clock is working in tracing mode surge(2) indicates clock is working in surge mode keep(3) indicates clock is working in keeping mode snap(4) indicates clock is working in snapping mode
T/F hwClkOutOperStatus	1.3.6.1.4.1.2011.6.25.1.2.1.5	TruthValue	read-only	Clock source Out state. It indicates whether the clock source is the Out clock of system: 1--yes, 2--no
hwSystemClockManagePara	1.3.6.1.4.1.2011.6.25.1.3
INT hwUASystemWorkMode	1.3.6.1.4.1.2011.6.25.1.3.1	INTEGER	read-write	UA work mode: OLT(1),--UA works as OLT in VPRING ONU(2),--UA works as ONU in VPRING
INT hw3rdClkSubBoardWorkMode	1.3.6.1.4.1.2011.6.25.1.3.2	INTEGER	read-only	The Out work mode of 3rd subboard clock: trace(1) indicates clock is working in tracing mode keep(2) indicates clock is working in keeping mode 3rdsurge(3) indicates clock is working in 3rd subboard crystal snap(4) indicates clock is working in snap mode no3rdclksubboard(255) indicates does not have 3rd subboard
INT hwSystemClockMode	1.3.6.1.4.1.2011.6.25.1.3.3	INTEGER	read-only	The Clock mode: clock-clksubboard(1) clock-subboard supply output clock clock-localboard(2) local-board supplay output clock
INT hw3rdClkSubBoardInputStatus	1.3.6.1.4.1.2011.6.25.1.3.4	INTEGER	read-only	The Clock mode: none(1) clock-subboard have no clock-signal input normal(2) clock-subboard clock-signal input normal fault(3) clock-subboard clock-signal input fault no3rdclksubboard(255) indicates does not have 3rd subboard
INT hw3rdClkSubBoardOutputStatus	1.3.6.1.4.1.2011.6.25.1.3.5	INTEGER	read-only	The Clock mode: normal(1) clock-subboard output status normal fault(2) clock-subboard output status fault no3rdclksubboard(255) indicates does not have 3rd subboard
hwClockOutPortManageTable	1.3.6.1.4.1.2011.6.25.1.4		not-accessible	Clock Out Port Management Table(the max record number is 24)
hwClockOutPortManageEntry	1.3.6.1.4.1.2011.6.25.1.4.1		not-accessible	Clock Out Port Management Table Entity
I32 hwClkOutputPostion	1.3.6.1.4.1.2011.6.25.1.4.1.1	Integer32	read-create	The ifIndex of physical position of clock source.The highest byte is useless.The second byte describes the NO. of frame, the third byte describes the NO. of slot and the lowest byte describes the NO. of port. How to use parameter when getting or setting is as below: 0x 0000, FFFF,0000,0000 Frame ID; 0~255 0x 0000, 0000,FFFF,0000 Slot ID; 0~255 0x 0000, 0000,0000,FFFF Port ID; 0~255
INT hwClkOutPortEnable	1.3.6.1.4.1.2011.6.25.1.4.1.2	INTEGER	read-create	Clock source type: enable(0), -- Enabled this bits-port clock source output -- that need to specify frame/slot/port disable(1), -- Disabled this bits-port clock source output -- that need to specify frame/slot/port

RFC description

Huawei clock source management and synchronization for network equipment.

Start monitoring Huawei carrier-grade router/switch with clock synchronization boards with a free 30-day trial of IPNetwork Monitor. Import MIBs, browse SNMP OIDs, create custom SNMP monitors, configure alerts, and monitor any SNMP-enabled network device from a single console.

Download HUAWEI-CLK-MIB

What Is HUAWEI-CLK-MIB?

Supported Devices

Monitoring Examples

What Can Be Monitored

This MIB depends on

Related MIBs

RFC description