JUNIPER-TIMING-NOTFNS-MIB

Description: MIB from Juniper Networks covering timing and synchronization notifications, such as clock source changes and loss-of-sync alarms.

Start monitoring vendor-neutral, standards-based MIB, any SNMPv3-capable network device (SNMP engine identity/boot/clock status) with a free 30-day trial of IPNetwork Monitor. Import MIBs, browse SNMP OIDs, create custom SNMP monitors, configure alerts, and monitor any SNMP-enabled network device from a single console.

JUNIPER-TIMING-NOTFNS-MIB is a Juniper Networks enterprise MIB delivering notifications and status objects for chassis timing and synchronization subsystems, including clock synchronization state, PTP (Precision Time Protocol) status, and related hardware revision information. It exposes both hardware identification data (FPGA/CPLD revisions) and operational timing-quality data (clock sync state, quality code, DPLL state, PTP servo state, class, and accuracy). This makes it directly useful for monitoring hardware and firmware health: administrators can check chassis clock synchronization loss, degraded timing quality, and PTP servo lock issues, as well as verify FPGA and boot CPLD firmware revision levels on timing-related hardware components. It is Juniper's chassis alarm-style enterprise MIB, so it complements (rather than replaces) standard alarm and entity MIBs used for broader hardware status. It is deployed on Juniper routers/switches that support network timing distribution (e.g., SyncE, PTP) in mobile backhaul or synchronization-sensitive network deployments. Engineers can download the JUNIPER-TIMING-NOTFNS-MIB file directly to load it into their MIB browser.

An administrator would poll jnxClksyncState and jnxClksyncQualityCode per jnxClksyncIfIndex/jnxClksyncIntfName to detect a loss of clock synchronization or degraded timing quality on a specific interface. jnxPtpServoState, jnxPtpClass, and jnxPtpAccuracy reveal whether the PTP servo has achieved lock and how accurate the derived time reference is, with an unlocked or holdover state indicating a timing fault. jnxAcbFpgaRevMajor/Minor and jnxBootCpldFpgaRevMajor/Minor let an operator confirm the firmware revision of timing-related FPGA/CPLD hardware, useful when validating against a known-good baseline after a hardware or firmware change. jnxTimingFaults and jnxTimingEvents would carry the corresponding trap notifications for these conditions.

Juniper Networks MIB for timing and synchronization notifications, including clock source changes and synchronization loss alarms.