Reports the current lock state of the CES processor's DPLL (digital phase-locked loop) that recovers the TDM clock: automatic, normal lock, holdover (temporarily coasting on the last known-good frequency), freerun (using its own internal oscillator, unsynced), or unknown. An admin watches this after changing clock recovery settings or clock priorities to confirm the device actually achieved lock rather than falling back to holdover or freerun.