HUAWEI-CESC-MA5100-MIB

All MIBs › HUAWEI-CESC-MA5100-MIB

Category: Huawei

Description: Manages the Huawei MA5100 Carrier Ethernet Service Controller configuration and alarms.

Start monitoring vendor-neutral, standards-based MIB, any SNMPv3-capable network device (SNMP engine identity/boot/clock status) with a free 30-day trial of IPNetwork Monitor. Import MIBs, browse SNMP OIDs, create custom SNMP monitors, configure alerts, and monitor any SNMP-enabled network device from a single console.

What Is HUAWEI-CESC-MA5100-MIB?

HUAWEI-CESC-MA5100-MIB is a Huawei-proprietary MIB for the MA5100 Carrier Ethernet Service Controller, a Huawei broadband/carrier Ethernet access platform, and it manages device configuration and alarm reporting for that specific product line. Its data generally spans configuration objects for provisioning Ethernet services on the MA5100 and fault/alarm objects that report abnormal conditions detected by the controller. As an access/aggregation platform MIB it is used to monitor the operational and fault status of the MA5100 hardware, including alarm conditions that typically correspond to line-card, port, or service-provisioning faults on the chassis. No module description or sample objects were provided in the source data (only an IMPORTS parsing artifact), so specific table or object names cannot be confirmed beyond what the short description implies. It is deployed in carrier and metro-Ethernet access networks wherever Huawei MA5100 service-controller chassis are installed to aggregate subscriber or business Ethernet services. Engineers can download the HUAWEI-CESC-MA5100-MIB file directly to load it into their MIB browser.

IPNetwork Monitor allows you to monitor SNMP objects defined in HUAWEI-CESC-MA5100-MIB. Use the built-in SNMP Monitoring Browser to explore available variables, view their current values and descriptions, and select the objects you want to monitor. You can then create SNMP monitors, configure thresholds, and receive alerts when monitored values change.

Supported Devices

Huawei MA5100 Carrier Ethernet Service Controller

Monitoring Examples

An administrator would poll the MA5100's alarm objects to detect service-provisioning faults or hardware alarms reported by the controller, since this is described as an alarm-and-configuration management MIB rather than a pure statistics MIB. No real object or table names were present in the supplied sample_objects (only the generic ASN.1 keyword IMPORTS), so no specific object names can be honestly cited here beyond the general alarm/configuration scope stated in the short description. In practice this MIB would be paired with the vendor's chassis/entity MIBs to correlate an alarm with a specific slot or port.

What Can Be Monitored

configuration/service-provisioning state
device alarm conditions
fault status reporting

Imported Objects

From HUAWEI-MUSA-MA5100-MIB

hwMa5100Mib	OBJECT-IDENTITY
hwMusaFrameIndex	OBJECT-TYPE
hwMusaSlotIndex	OBJECT-TYPE

From RFC-1212

OBJECT-TYPE

From RFC1155-SMI

Counter

OIDs

OID symbolic	OID numeric	Type	Access	Description
INT hwMusaCesc16MTDMBus0	1.3.6.1.4.1.2011.2.6.5.8.1.1.4	INTEGER	read-write	TDM bus 0 of CES board
INT hwMusaCesc16MTDMBus1	1.3.6.1.4.1.2011.2.6.5.8.1.1.5	INTEGER	read-write	TDM bus 1 of CES board
INT hwMusaCesc16MTDMBus2	1.3.6.1.4.1.2011.2.6.5.8.1.1.6	INTEGER	read-write	TDM bus 2 of CES board
INT hwMusaCesc16MTDMBus3	1.3.6.1.4.1.2011.2.6.5.8.1.1.7	INTEGER	read-write	TDM bus 3 of CES board
hwMusaCescCfgEntry	1.3.6.1.4.1.2011.2.6.5.8.1.1		not-accessible	Board config table entry
hwMusaCescCfgTable	1.3.6.1.4.1.2011.2.6.5.8.1		not-accessible	Board config table
INT hwMusaCescChnlIndex	1.3.6.1.4.1.2011.2.6.5.8.4.1.4	INTEGER	not-accessible	SDT channel Index
CTR hwMusaCescChnlStatisCounter0	1.3.6.1.4.1.2011.2.6.5.8.4.1.5	Counter	read-write	Discard cells due to output queue
CTR hwMusaCescChnlStatisCounter1	1.3.6.1.4.1.2011.2.6.5.8.4.1.6	Counter	read-write	not used
CTR hwMusaCescChnlStatisCounter10	1.3.6.1.4.1.2011.2.6.5.8.4.1.15	Counter	read-write	Rejected SDT pointer due to parity error
CTR hwMusaCescChnlStatisCounter11	1.3.6.1.4.1.2011.2.6.5.8.4.1.16	Counter	read-write	SC cycles with no SDT pointer field or more than one pointer field
CTR hwMusaCescChnlStatisCounter12	1.3.6.1.4.1.2011.2.6.5.8.4.1.17	Counter	read-write	End of reassembly buffer underflow
CTR hwMusaCescChnlStatisCounter13	1.3.6.1.4.1.2011.2.6.5.8.4.1.18	Counter	read-write	Insert starvation cells due to reassembly buffer underflow
CTR hwMusaCescChnlStatisCounter14	1.3.6.1.4.1.2011.2.6.5.8.4.1.19	Counter	read-write	Times ATM start of structure out of sync with port start of structure
CTR hwMusaCescChnlStatisCounter15	1.3.6.1.4.1.2011.2.6.5.8.4.1.20	Counter	read-write	Downstream lost cells detected by SC algorithm
CTR hwMusaCescChnlStatisCounter2	1.3.6.1.4.1.2011.2.6.5.8.4.1.7	Counter	read-write	Cells that are passed to framer interface
CTR hwMusaCescChnlStatisCounter3	1.3.6.1.4.1.2011.2.6.5.8.4.1.8	Counter	read-write	Times SDT start of structure changes phase upstream
CTR hwMusaCescChnlStatisCounter4	1.3.6.1.4.1.2011.2.6.5.8.4.1.9	Counter	read-write	Discard downstream cells with invalid SN/SNP
CTR hwMusaCescChnlStatisCounter5	1.3.6.1.4.1.2011.2.6.5.8.4.1.10	Counter	read-write	End of reassembly buffer overflow
CTR hwMusaCescChnlStatisCounter6	1.3.6.1.4.1.2011.2.6.5.8.4.1.11	Counter	read-write	Downstream cells with invalid SN/SNP
CTR hwMusaCescChnlStatisCounter7	1.3.6.1.4.1.2011.2.6.5.8.4.1.12	Counter	read-write	SC out of sequence
CTR hwMusaCescChnlStatisCounter8	1.3.6.1.4.1.2011.2.6.5.8.4.1.13	Counter	read-write	Downstream misinserted cells detected by SC algorithm
CTR hwMusaCescChnlStatisCounter9	1.3.6.1.4.1.2011.2.6.5.8.4.1.14	Counter	read-write	Downstream cells discarded by SC algorithm
hwMusaCescChnlStatisEntry	1.3.6.1.4.1.2011.2.6.5.8.4.1		not-accessible	Statistics table entry of CES SDT channel
INT hwMusaCescChnlStatisOper	1.3.6.1.4.1.2011.2.6.5.8.4.1.21	INTEGER	read-write	Clear CES SDT channel statistics
hwMusaCescChnlStatisTable	1.3.6.1.4.1.2011.2.6.5.8.4		not-accessible	Statistics table of CES SDT channel
hwMusaCescMib	1.3.6.1.4.1.2011.2.6.5.8
INT hwMusaCescPortBlock	1.3.6.1.4.1.2011.2.6.5.8.2.1.12	INTEGER	write-only	To block or unblock the E1 port
hwMusaCescPortCfgEntry	1.3.6.1.4.1.2011.2.6.5.8.2.1		not-accessible	E1 port config table entry
hwMusaCescPortCfgTable	1.3.6.1.4.1.2011.2.6.5.8.2		not-accessible	E1 port config table
INT hwMusaCescPortClockMode	1.3.6.1.4.1.2011.2.6.5.8.2.1.5	INTEGER	read-write	Clock mode of E1 port
INT hwMusaCescPortFrameVerifyMode	1.3.6.1.4.1.2011.2.6.5.8.2.1.7	INTEGER	read-write	Frame verify mode of E1 port
INT hwMusaCescPortIndex	1.3.6.1.4.1.2011.2.6.5.8.2.1.3	INTEGER	not-accessible	CES port index
INT hwMusaCescPortLiuStatus	1.3.6.1.4.1.2011.2.6.5.8.2.1.11	INTEGER	read-only	LIU port state (normal(1), test(2), idle(3), noinstall(4),failure(5),blocked(6),localtest(11),remotetest(12),tslocal(13)
hwMusaCescPortMaintEntry	1.3.6.1.4.1.2011.2.6.5.8.6.1		not-accessible	Maintenace table entry of CES port
INT hwMusaCescPortMaintLoop	1.3.6.1.4.1.2011.2.6.5.8.6.1.4	INTEGER	read-write	The looping test mode of CES port
INT hwMusaCescPortMaintOper	1.3.6.1.4.1.2011.2.6.5.8.6.1.5	INTEGER	read-write	The oprating of looping test mode
hwMusaCescPortMaintTable	1.3.6.1.4.1.2011.2.6.5.8.6		not-accessible	Maintenace table of CES port
INT hwMusaCescPortSignalType	1.3.6.1.4.1.2011.2.6.5.8.2.1.6	INTEGER	read-write	Signal type of E1 port
CTR hwMusaCescPortStatisCounter0	1.3.6.1.4.1.2011.2.6.5.8.5.1.4	Counter	read-write	Discard cells due to output queue
CTR hwMusaCescPortStatisCounter1	1.3.6.1.4.1.2011.2.6.5.8.5.1.5	Counter	read-write	Not used (UDT) Received cells with correctable HEC errors (UNI)
CTR hwMusaCescPortStatisCounter10	1.3.6.1.4.1.2011.2.6.5.8.5.1.14	Counter	read-write	Rejected SDT pointer due to parity error (UDT)
CTR hwMusaCescPortStatisCounter11	1.3.6.1.4.1.2011.2.6.5.8.5.1.15	Counter	read-write	SC cycles with no SDT pointer field or more than one pointer field (UDT)
CTR hwMusaCescPortStatisCounter12	1.3.6.1.4.1.2011.2.6.5.8.5.1.16	Counter	read-write	End of reassembly buffer underflow (UDT)
CTR hwMusaCescPortStatisCounter13	1.3.6.1.4.1.2011.2.6.5.8.5.1.17	Counter	read-write	Insert starvation cells due to reassembly buffer underflow (UDT)
CTR hwMusaCescPortStatisCounter14	1.3.6.1.4.1.2011.2.6.5.8.5.1.18	Counter	read-write	Times ATM start of structure out of sync with port start of structure (UDT)
CTR hwMusaCescPortStatisCounter15	1.3.6.1.4.1.2011.2.6.5.8.5.1.19	Counter	read-write	Downstream lost cells detected by SC algorithm (UDT)
CTR hwMusaCescPortStatisCounter2	1.3.6.1.4.1.2011.2.6.5.8.5.1.6	Counter	read-write	Cells that are passed to framer interface (UDT) Received cells with non-correctable HEC errors (UNI)
CTR hwMusaCescPortStatisCounter3	1.3.6.1.4.1.2011.2.6.5.8.5.1.7	Counter	read-write	Times SDT start of structure changes phase upstream (UDT) Times cell delineation SYNC state is left (UNI)
CTR hwMusaCescPortStatisCounter4	1.3.6.1.4.1.2011.2.6.5.8.5.1.8	Counter	read-write	Discard downstream cells with invalid SN/SNP (UDT) Discard cells due to ATM transmit buffer overflow (UNI)
CTR hwMusaCescPortStatisCounter5	1.3.6.1.4.1.2011.2.6.5.8.5.1.9	Counter	read-write	End of reassembly buffer overflow (UDT)
CTR hwMusaCescPortStatisCounter6	1.3.6.1.4.1.2011.2.6.5.8.5.1.10	Counter	read-write	Downstream cells with invalid SN/SNP (UDT)
CTR hwMusaCescPortStatisCounter7	1.3.6.1.4.1.2011.2.6.5.8.5.1.11	Counter	read-write	SC out of sequence (UDT)
CTR hwMusaCescPortStatisCounter8	1.3.6.1.4.1.2011.2.6.5.8.5.1.12	Counter	read-write	Downstream misinserted cells detected by SC algorithm (UDT)
CTR hwMusaCescPortStatisCounter9	1.3.6.1.4.1.2011.2.6.5.8.5.1.13	Counter	read-write	Downstream cells discarded by SC algorithm (UDT)
hwMusaCescPortStatisEntry	1.3.6.1.4.1.2011.2.6.5.8.5.1		not-accessible	Statistics table entry of CES UDT/UNI port
INT hwMusaCescPortStatisOper	1.3.6.1.4.1.2011.2.6.5.8.5.1.20	INTEGER	read-write	Clear CES UNI/UDT port statistics
hwMusaCescPortStatisTable	1.3.6.1.4.1.2011.2.6.5.8.5		not-accessible	Statistics table of CES UDT/UNI port(UNI port only use from counter 0 to counter 4)
INT hwMusaCescPortTimeSlotBMP	1.3.6.1.4.1.2011.2.6.5.8.2.1.8	INTEGER	read-only	Timeslot bitmap of E1 port
INT hwMusaCescPortUtopiaStatus	1.3.6.1.4.1.2011.2.6.5.8.2.1.10	INTEGER	read-only	UTOPIA port state( normal(1), test(2), idle(3), noinstall(4), failure(5), blocked(6)
INT hwMusaCescPortV35BlockStatus	1.3.6.1.4.1.2011.2.6.5.8.3.1.6	INTEGER	write-only	To block or unblock the V35 port
hwMusaCescPortV35CfgEntry	1.3.6.1.4.1.2011.2.6.5.8.3.1		not-accessible	V35 port config table entry
hwMusaCescPortV35CfgTable	1.3.6.1.4.1.2011.2.6.5.8.3		not-accessible	V35 port config table
INT hwMusaCescPortV35ClockMode	1.3.6.1.4.1.2011.2.6.5.8.3.1.5	INTEGER	read-write	Clock mode of V35 port
INT hwMusaCescPortV35NValue	1.3.6.1.4.1.2011.2.6.5.8.3.1.4	INTEGER	read-only	N value of V35 port
INT hwMusaCescPortV35ReversePhase	1.3.6.1.4.1.2011.2.6.5.8.3.1.7	INTEGER	read-write	Inverse the clock of V35 port
INT hwMusaCescPortV35Status	1.3.6.1.4.1.2011.2.6.5.8.3.1.9	INTEGER	read-only	Port state of V35
INT hwMusaCescPortV35WarningStatus	1.3.6.1.4.1.2011.2.6.5.8.3.1.8	INTEGER	read-only	Alarm state of V35 port
INT hwMusaCescPortWarningStatus	1.3.6.1.4.1.2011.2.6.5.8.2.1.9	INTEGER	read-only	Alarm state of E1 port bit0- LOS bit1- LOF bit2- RRA bit3- LMF bit4- AIS
INT hwMusaCescPortWorkMode	1.3.6.1.4.1.2011.2.6.5.8.2.1.4	INTEGER	read-write	The working mode of E1 port
INT hwMusaCescSingleTimeslotId	1.3.6.1.4.1.2011.2.6.5.8.6.1.6	INTEGER	read-write	The timeslot number of single timeslot looping test (only for SDT port)
INT hwMusaCescWorkMode	1.3.6.1.4.1.2011.2.6.5.8.1.1.3	INTEGER	read-write	Working mode of CES board

RFC description

Huawei MA5100 CESC (Circuit Emulation Service Card) MIB for TDM board configuration.

Start monitoring Huawei MA5100 Carrier Ethernet Service Controller with a free 30-day trial of IPNetwork Monitor. Import MIBs, browse SNMP OIDs, create custom SNMP monitors, configure alerts, and monitor any SNMP-enabled network device from a single console.

Download HUAWEI-CESC-MA5100-MIB

What Is HUAWEI-CESC-MA5100-MIB?

Supported Devices

Monitoring Examples

What Can Be Monitored

This MIB depends on

Related MIBs

RFC description