Description: The switch contains 4 hardware priority queues. Incoming packets must be mapped to one of these four queues. Each hardware queue will transmit all of the packets in its buffer before allowing the next lower priority queue to transmit its packets. When the lowest hardware priority queue has finished transmitting all of its packets, the highest hardware priority queue can again transmit any packets it may have received.